Abstract-Two integrated high-speed gate drivers to enable high-frequency operation of synchronous rectifiers in high-voltage switching power converters are presented in this paper. The first synchronous gate driver for a CMOS power train consists of a capacitively coupled level shifter (CCLS) that offers negligible propagation delays and no static current consumption, and requires only one off-chip capacitor to enable high-side power pMOS driving capability without any external floating supply. The second synchronous gate driver consists of a low-power high-speed dynamically controlled level shifter (DCLS) with a reliability-enhanced error-suppression technique for driving a dual-nMOS power train. In addition, a dynamic timing control (DTC) is developed to generate proper dead time for power FETs in order to enable soft switching operation of the converter under different input voltages for enhancing the converter reliability. The converter power efficiency can be also improved by minimizing both switching and short-circuit power losses under high-input-voltage conditions. Implemented in a 0.5 µm 120 V CMOS process, both proposed CCLS and DCLS have demonstrated to shift up 5 V signal to 100 V and 40 V, respectively, improving the FoM by at least 10 times and 2.9 times compared to respective state-of-the-art level shifters. The DTC circuit enables proper ZVS operation in a synchronous buck converter with the CCLS-based gate driver over a wide input supply range from 40 V to 100 V, providing a converter maximum power-efficiency improvement of 11.5%. Index Terms-Capacitively coupled level shifter, dynamic timing control, dynamically controlled level shifter, high-voltage synchronous power converters, on-chip gate drivers, zero-voltage switching.
I. INTRODUCTION

I
N RECENT years, the continuous growing markets in smart electronic vehicles, renewable energy systems, high-brightness LED lighting systems, etc. create a huge demand for advancing today's high-voltage (HV) power converters for cost and energy savings. It is necessary to maximize the power density and the power efficiency of the HV power converters. For enhancing the power density, the converter has to operate at a high switching frequency so as to reduce the required values and thus volumes of passive components. For improving the power efficiency, the capability of using a synchronous rectifier in the HV power stage would be beneficial to the converter power efficiency, because properly controlling both high-side and lowside power FETs in the synchronous design can realize zerovoltage switching for minimizing the converter switching power loss [1] , [2] . The lower on-resistance of the high-side power FET in the synchronous design would also result in smaller conduction power loss of the converter compared to using a commercial power Schottky diode as the high-side power switch in the asynchronous design. Fig. 1 shows a generic HV buck converter, which consists of a HV power train with a pair of power FETs to form the synchronous rectifier; a low-voltage (LV) control circuit to provide duty ratio information for output voltage regulation; and an on-chip HV synchronous gate driver to bridge the LV signal and gate drive signals , for the synchronous rectifier. The design of an on-chip HV synchronous gate driver is crucial because it would affect the reliability, the switching frequency and various power losses of the power converter under high-input-voltage condition.
To design a high-performance on-chip gate driver, understanding power FETs in the HV power train is essential. Power FETs in this paper are thin-oxide HV MOSFETs that are commonly used nowadays due to the advantages of significantly lower on-resistance and threshold voltage compared to those of thick-oxide counterparts. Although the rating of the thin-oxide HV devices can sustain high voltages, its maximum allowable rating is typically the same as LV transistors and is about 5 V. This low rating creates the 0018-9200 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. challenge of driving the high-side thin-oxide HV device under high-input-voltage condition because a gate control signal in the range of 0-5 V needs to be referenced to its high-voltage source terminal. Hence, a high-performance level-shifting technique is important in the gate driver for the high-side driving to up-shift the gate control signal from low to high common-mode voltage, while still keeping the signal swing within the safety limit of the high-side thin-oxide device. Fig. 2 (a) and (b) shows generic structures of on-chip synchronous gate drivers for CMOS and dual-nMOS power trains, respectively [3] , and the overall power dissipation, reliability and propagation delays of both types of gate drivers are highly related to the design of the level shifters. Regarding level shifters in the gate driver for the CMOS power train, both power dissipation and the propagation delays need to be minimized. Driving the high-side power nMOS, since part of the level shifter in the gate driver is referenced to voltage at the switching node as shown in Fig. 2(b) , the level shifter needs to possess good immunity to fast slewing of for ensuring the reliability of the gate driver in addition to both high-speed and low-power requirements. Moreover, high-performance gate drivers need to (i) have a floating DC supply to enable high-side circuitries like logic circuitry and buffers using thin-oxide isolated low-voltage devices for better speed and lower power dissipation considerations; (ii) have appropriate dead-time control to minimize shoot-through currents during switching transitions of power FETs and even enable zero-voltage-switching (ZVS) operation in the power converter for minimizing switching power loss under high-voltage condition; and (iii) have digital buffers to provide sufficient transient current to charge/discharge the gate terminals of power FETs for reducing propagation delays of the gate driver.
Different level shifters have been previously reported for driving a high-side power pMOS [3] - [10] or a power nMOS [11] , [12] . All reported level shifters for high-side power pMOS would dissipate considerable static power due to current flowing from the high-voltage input supply to ground [3] - [9] (or an intermediate-voltage node via connected diodes [10] ). The operation of some level shifters also requires an additional floating bias voltage that is usually generated by two off-chip components: a power diode and a capacitor [8] , [9] . On the other hand, those reported level shifters for high-side power nMOS are lack of the capability of addressing issues associated with high slewing at the switching node [11] , [12] . Furthermore, ZVS was previously reported to minimize both switching and short-circuit power losses of HV power converters [1] , [2] . To enable ZVS of both on-chip power FETs in the synchronous power converters, different dead-time control schemes were demonstrated in low-voltage buck converters [13] - [16] . Some approaches require complicated circuit implementations involving clocked sample-and-hold circuit and V-to-I converter to generate dead-time for each power transistor, thereby resulting in considerable static current consumption for providing 10s of nanosecond dead-time [13] - [15] . Other approach demands for extra external components [16] that would increase the form factor of the power converter. All of these approaches are difficult to be extended to the high-side gate driving in HV power converters.
To address the above issues associated with designing HV gate drivers, this paper proposes two synchronous gate drivers for CMOS and dual-nMOS power trains, respectively. The first synchronous gate driver for the CMOS power train consists of a capacitively coupled level shifter (CCLS) that provides negligible input-to-output delay, consumes zero static current, and uses only one off-chip capacitor as a built-in floating supply for high-side gate driving. The second HV gate driver for the dual-nMOS power train is enabled by a low-power and high-speed dynamically controlled level shifter (DCLS) with enhanced immunity. A dynamic timing control (DTC) is also developed to enable ZVS operation of synchronous converters under different input voltages. This paper is organized as follows. Sections II and III discuss the design of CCLS-and DCLS-based HV gate drivers. Section IV details the descriptions of the DTC scheme [17] . Sections V and VI provide measurement results of the proposed gate drivers in synchronous buck converters and conclusions, respectively.
II. PROPOSED HV GATE DRIVER FOR CMOS POWER TRAIN
The structure of the proposed on-chip HV gate driver for the CMOS power train in a synchronous buck converter is shown in Fig. 3 . Both high-side and low-side power FETs are on-chip thin-oxide HV CMOS devices in this design. With the use of the high-side power pMOS, the high-side gate drive signal generated by the proposed gate driver would be referenced to the supply rail . Hence, the reliability of the proposed gate driver would not be influenced by any variation of . The proposed gate driver consists of a capacitively coupled level shifter (CCLS)formed by two capacitors , to up-shift a low-voltage gate control signal to a high-side gate drive signal with the high common-mode voltage; a dynamictiming control (DTC) block to provide appropriate dead-time between two gate drive signals and for enabling ZVS of both power FETs and ; and a pair of LV tapered buffers (Buf) to provide strong driving capability for ensuring fast gate-voltage switching of and . Compared to the generic gate driver for the CMOS power train in Fig. 2(a) , the proposed gate driver reduces the circuit complexity to generate a supply voltage as the high-side ground terminal, and enables using only LV transistors to realize a low-side tapered buffer inside the CCLS for driving instead of forming the high-side buffer with larger-size isolated transistors. It should be noted that is 5 V and can be as high as 100 V in this design. The detailed design of the DTC will be discussed in Section IV. Fig. 4(a) shows the schematic of the HV capacitively coupled level shifter (CCLS), which consists of HV charging circuitries formed by transistors ; an asymmetrical level shifting core realized by capacitors , and two pull-up isolated LV pMOS , ; the low-side buffer; and an inverter [17] . The HV charging circuitries only provide charging current for and in the start-up phase and transistors are turned off in the steady state without affecting the operation of the level shifter. Note that the previously-reported symmetrical capacitively-bootstrapped level shifter [10] is not used to directly drive the high-side power pMOS transistor in a power converter, and the proposed CCLS and [10] are different in circuit structures, static power dissipation and start-up operation. The asymmetric CCLS core (i.e., the sizes of and (the left branch) are much larger than those of and (the right branch)) is designed by considering both strong driving capability and high area efficiency. Since the gate terminal of the large-size high-side power pMOS is connected to the top plate of at node , the sizes of , and buffer transistors need to be much larger than those of , and inverter transistors for providing sufficient transient current to charge/discharge the gate capacitance of . also acts as the built-in floating supply and is the only off-chip component in the proposed gate driver for the CMOS power train. Smaller sizes and are realized on-chip to minimize the number of off-chip components in the gate driver, while signals at nodes and are still kept complementary to those at nodes and , respectively.
A. High-Voltage Capacitively Coupled Level Shifter With Built-in Floating Supply
In this CCLS, any signal variation at node (or ) will be directly coupled to node (or ) via (or ). The only delay element in the CCLS is the inverter between nodes and . Hence, the delay from to is negligible and that from to (or ) is about one gate delay of 0.5 ns. The proposed CCLS thus offers sub-nanosecond delay for translating voltage signal from low to high common-mode voltage. Moreover, due to the presence of and , there is no static current consumption in the level shifter core. The simulated dynamic current consumption and the total current consumption of the CCLS are the same as 0.25 A, which is from the low-side inverter in the CCLS.
B. Start-Up Operation of CCLS
Since the voltage swing at nodes , , and is only 5 V in the proposed CCLS, both capacitors and need to sustain a high voltage of . Hence, proper charging and from 0 to appropriate voltages before enabling the gate driver during initial start-up condition is crucial to the reliability of the gate driver and the power converter. This start-up operation is carried out by the HV charging circuitries in the proposed CCLS. The start-up mechanism of the CCLS is shown in Fig. 4 (b). When the supply rail is being powered up initially, an enable signal of the gate driver is set to logic "1" (i.e., ) to turn on transistors and for enabling the HV charging circuitries formed by transistors . As , at node is charged by a current such that will be increased linearly to follow the increase of . On the other hand, as the size of is much smaller than that of , two diode-connected HV transistors , charge such that reaches . The value of will turn on in the level-shifting core to facilitate the charging process of . Note that the size of is much larger than that of , so the total transient current for charging is dominated by the current of . This would reduce the parasitic capacitance at node and thus significantly decrease the required value and implementation area of . The design consideration of is discussed in Section II-C. During the start-up phase, transistor is always turned off. The gate-to-source voltage of controls that of to allow operating in the triode region. The size of is designed to control its on-resistance such that can follow the ramp-up of and is always smaller than the minimum threshold voltage of (1.65 V) during the power-up condition. Power FET is thus turned off during start-up. Fig. 5 (a) and 5(b) shows that the simulated can be always smaller than 1.65 V even with fast and typical ramp-up slew rates of 8 s and 10 V/ms, proving that would not be turned on to affect the start-up operation.
When finally reaches the desired value, signal is changed to logic "0" to disable the HV charging circuitries. The level-shifting core will be then enabled in the steady state. Transistors are turned off in the steady state to cut down the quiescent current consumption and thus the power dissipation of the gate driver. It should be noted that transistor is turned on to pull down the voltage at the source terminal of to ground for avoiding its uncertain floating state. Transistor is a HV device in the cascode current mirror to sustain high voltage stress, while HV transistor has a higher threshold voltage than LV transistor for eliminating any undesirable leakage current of in the steady state. High-side transistors , , and are LV transistors in isolated HV N-wells that can handle high common-mode voltage relative to the chip substrate voltage potential (or ground). The HV N-well is a standard feature of the HV CMOS process.
C. Steady-State Operation and Design Considerations of CCLS
Since the large-size high-side power pMOS is used to source current to the power converter, a large-value parasitic capacitor of is loaded at node (gate terminal of ). Hence, the charge in would be redistributed between and during the switching transitions of power FETs and this determines the voltage at node . The operation of the charge redistribution is illustrated in Fig. 6 .
During the transition of changing from to 0 as shown in Fig. 6(a) , transistor in the last stage of the tapered Fig. 7 . Structure of the proposed on-chip DCLS-based gate driver for the dual-nMOS power train.
buffer will be turned on to sink current from . Charge will be thus transferred from to . Both voltages at nodes and will drop instantaneously with the intention to turn on power FET
. It is crucial to design the value of such that voltage swing at node could be larger than the threshold voltage of but within the maximum allowable gate-to-source voltage rating of HV pMOS for ensuring its proper turn on with minimal on-resistance. The value of can be obtained as (1) The voltage swing at node is . Due to the presence of parasitic capacitance , (1) indicates that would be always smaller than and its value depends on the relative sizes of and . The value of can be found as
A similar charge redistribution (i.e., charge is transferred from to ) as shown in Fig. 6 (b) also occurs during the transition of changing from 0 to for turning off , leading to the same equations of and in (1) and (2) . From (2), if and , should be at least 9 times larger than . In this design, is about 500 pF, and thus an off-chip ceramic capacitor of 5 nF is selected as . Without loss of generality, (2) can be also used to design . An on-chip capacitor of 5 pF is chosen for obtaining at node , because the parasitic capacitance at node in Fig. 4(a) is much smaller than . The operation of the CCLS in the steady state can be understood with the timing waveforms in Fig. 4(b Fig. 4(a) can all be realized by low-voltage devices in the proposed CCLS.
III. PROPOSED HV GATE DRIVER FOR DUAL-NMOS POWER TRAIN
Since an nMOS offers higher mobility than a pMOS, using the nMOS as the high-side power FET would result in much smaller converter implementation area for providing the same on-resistance than the high-side power pMOS. However, when driving the high-side power nMOS , the high-side driving circuitries must be referenced to voltage at the switching node of the converter as shown in Fig. 2(b) . This type of the gate driver would thus suffer from inherent reliability issue due to high slewing of . Besides, the gate drive signal must be larger than for properly turning on . These two issues cause the gate driver design for the dual-nMOS power train to be a big challenge. The structure of the proposed HV gate driver for a synchronous buck converter with dual-nMOS power train is shown in Fig. 7 . It consists of a bootstrap circuit for generating the floating supply for high-side circuitries in the gate driver, a HV dynamically controlled level shifter (DCLS) for up-shifting low-voltage control signal to the high-side signal with improved immunity, two buffers for charging/discharging input capacitances of and , and a dead-time generator for providing appropriate dead-time between two gate drive signals and .
A. Bootstrap Circuit for Floating Supply
As indicated in Fig. 2(b) , a floating supply higher than is needed to power high-side circuitries in the HV gate driver for the dual-nMOS power train. The bootstrap circuit formed by an external diode and an external capacitor can generate this floating supply [18] and is adopted in the proposed gate driver in Fig. 7 . The operation of the bootstrap circuit is shown in Fig. 8 . The bootstrap capacitor needs to be pre-charged before the switching operation of the power converter. During the start-up phase, the low-side power FET is turned on to provide a path for pre-charging as indicated in Fig. 8(a) . Voltage across is thus charged to , where is the forward voltage drop of . During the on-time of the high-side power FET as indicated in Fig. 8(b) , works as the floating supply with to power high-side circuitries that contain the high-side circuits of the DCLS and the tapered buffer for driving . Since the voltage across would gradually decrease due to the power dissipation during the on-time of , the value of is chosen to be 0.1 F in this design to maintain relatively constant during on-time of under different duty ratios. Note that voltage gives the highest on-chip common-mode voltage, so it needs to be within the safety rating of the HV CMOS process for reliability consideration. Fig. 9(a) shows the schematic of the proposed DCLS, which consists of (i) a short-pulse generator; (ii) a level-shifting core realized by a current source , a HV nMOS differential pair , , and isolated LV pMOS transistors ; and (iii) the high-side recovery circuitries composed of inverters and a R-S latch. The proposed dynamic level shifting is realized in three steps-short-pulse generation, level shifting, and signal recovery. Firstly, as shown in Fig. 9(b) , two short pulses and corresponding to the rising and falling edges of the input signal are extracted and fed into the gate terminals of HV transistors and , respectively. Transistor (or ) will be turned on during the short-pulse interval of (or ) in order to generate an inverted up-shifted short pulse at node (or ). The diode-connected transistors and in the level-shifting core are used to determine the pulse amplitude at nodes and , while the cross-coupled transistors and latch up voltages at nodes and . Two pairs of transistors and form two dynamic current sources to eliminate voltage spikes at nodes and under high at for improving reliability of high-side LV transistors . When on-time of and is much shorter than the on-time of , the average current consumption of the level-shifting core can be significantly reduced. The signal recovery circuitry then converts short pulses at nodes and to the output such that would have the same on-time and frequency as the original input signal for driving the high-side power nMOS via the buffer (Buf). Since only a few stages of digital logics are used to implement the proposed DCLS, high-speed input/output propagation delay in the order of nanoseconds can be achieved, helping to minimize the propagation delay of the gate driver. Also, the power dissipation of the level-shifting core determines the power dissipation of the proposed DCLS. By just turning on the level-shifting core for only 40 ns (20 ns for each and ) instead of 1 s, the average static current consumption of the proposed DCLS is reduced from 200 A to 8 A with the 1-MHz input signal. The simulated dynamic current consumption is 4.3 A due to the low-side and high-side logic circuitries. Hence, the total current consumption of the DCLS is 12.3 A.
B. Proposed Dynamically Controlled Level Shifter
C. Design Consideration for Reliability Enhancement
When transistor (or ) is turned on, controlling the amplitude (or ) of the short-pulse at node (or ) is important to ensure the correct operation of the whole level shifter and thus the gate driver. If it is too small to trigger the high-side signal recovery circuitry, it would cause the mal-function of the level shifter. On the other hand, if it is larger than the maximum allowable 5 V ratings of LV transistors, isolated LV transistors of high-side circuitries in the DCLS would break down. Therefore, the short pulse amplitude at (or ) should be maintained as (3) where is logic threshold voltage of the signal recovery circuitry.
The reliability enhancement by the proposed DCLS will be explained from the perspective of the interference of high of . In the HV gate driver for the dual-nMOS power train, the high-side circuitries that contain the signal recovery circuit of the level shifter and the digital buffer for driving power FET are fabricated in an isolated HV floating well to handle high common-mode voltage with respect to the substrate potential. Since supply voltage of the high-side circuitries and are voltages at top and bottom plates of the bootstrap capacitor , respectively, the of will couple to . Voltage is also connected to the HV floating well, all high-side circuitries in the HV floating well would thus suffer from the interference from of . As shown in Fig. 10(a) , equivalent parasitic capacitors and at nodes and , respectively, and body diodes and associated with transistors and , respectively, are used to explain the circuit operation of the level-shifting core under positive and negative slewing of . Under high positive/negative , changes accordingly, but and cannot response instantly due to the presence of and . If is positive at node , voltage undershoots indicated in "blue" in Fig. 10(b . Note that the proposed dynamic current sources only take effect when experiences fast positive slewing transients and they do not affect the operation of the level shifter nor consume extra static current under the normal condition. Therefore, the proposed dynamic current sources offer a power-efficient way to address high reliability issue in the level shifter. Fig. 11 shows the simulated waveforms of the proposed DCLS with (in red) and without (in blue) the dynamic current sources . Voltage undershoots are significantly reduced with four additional on-chip transistors to ensure proper operation of the DCLS under a fast of 40 V/1 ns of . Fig. 12 shows simulated waveforms of the DCLS and the corresponding gate driver. The rising-and falling-edge propagation delays of the proposed DCLS are 1.5 ns and 2 ns, respectively. With a 500-pF capacitor loaded at the output of the DCLS-based gate driver, both rising-and falling-edge propagation delays are only 5 ns and 4.5 ns, respectively, due to sufficient transient currents provided by the digital buffer. The fast propagation delays of the DCLS-based gate driver enable multi-MHz operation of the buck converter under high input voltages.
IV. PROPOSED DYNAMIC TIMING CONTROL
A. Zero-Voltage-Switching of Synchronous Buck Converter
Switching power loss due to charging/discharging the total capacitance at the switching node occurs in traditional hard-switched HV synchronous power converters [1] . Since the switching power loss is proportional to the square of the input voltage, the switching power loss is considerable under HV condition. Converter short-circuit power loss due to substantial shoot-through current would also occur if insufficient dead-time is provided by the gate driver. Both switching and short-circuit power losses could greatly degrade the power efficiency of HV power converters.
Quasi-square-wave zero-voltage switching (QSW-ZVS) was previously reported to realize soft switching in synchronous power converters in order to minimize the switching loss and the short-circuit power loss [2] , [13] . The main inductance should be designed to be smaller than the critical inductor value such that the negative inductor current can be generated to charge at node during switching transitions. Fig. 13 shows the scheme and waveforms of the QSW-ZVS operation in buck converters with either a CMOS or dual-nMOS power train. The power loss associated with discharging can be eliminated if is turned on after decreasing to 0, as is discharged by the peak inductor current during this dead-time interval. Similarly, a lossless low-to-high transition for at the switching node can be also achieved by turning on after increasing to , as is charged by the negative inductor current during this dead-time interval. The ZVS of both power FETs is thus achieved during switching transitions. However, if only fixed dead-time is provided by the gate driver without tracking the transition, it cannot guarantee the establishment of ZVS when the input voltage changes. Hence, dynamic dead-time control which can detect the status and thus match the transition time (i.e., to provide sufficient dead-time) for both power FETs is crucial in the gate driver to establish ZVS under different input voltages.
B. Proposed Dynamic Timing Control and Its Operation
Dynamic timing control (DTC) is developed and is applied to CCLS-based gate driver for enabling QSW-ZVS in the buck converter with the CMOS power train. Fig. 14 shows the circuit implementation and operation waveforms of the proposed DTC that consists of a HV signal voltage divider formed by , , and ; detection logic formed by , ; a gate-drive timing control circuitry; and mode selection logic. In the DTC circuit, voltage is scaled down via the divider to determine the state of zero drain-source voltage of power switches. When is increasing from 0 to , the scaled indicates zero drain-source voltage of if reaches the voltage of the logic threshold of the first inverter (i.e., signal will be then changed to logic "1"). In this design, is set to 1.2 V to ensure optimum dead-time at , where the optimum dead-time implies is turned on at the instant when reaches . The dead-time generated by the proposed DTC circuit is given as (4) where is the delay caused by the HV signal voltage divider and the -adjusted inverter.
in (4) is controlled by the auto-adjustable delay element in which the size ratio between and is 2 in the DTC circuit and the logic threshold of the delay-element load is 2.5 V. In the design phase, the for and is designed 8 ns larger than the optimum at to guarantee ZVS over process variations and device mismatches. Note that when is turned on later than the optimum dead-time, the body diode of the high-side power switch is turned on to result in the body-diode conduction loss though ZVS is still achieved. However, even with the worst case of a 25-ns delay offset from the optimum dead-time under PVT variations and device mismatches, the largest inductor current ripple of 2 A in the buck converter and the minimum load current of 50 mA, the bodydiode conduction loss is only 8.3 mW at the switching frequency of 500 kHz and is typically insignificant in HV buck converters. Hence, the appropriate dead-time (8 ns larger than the optimum ) that establishes ZVS with negligible impact of the body-diode turn-on loss on the converter power efficiency is provided by the DTC circuit for and at . From (4), the auto-adjustable delay element in the DTC circuit can increase with and the range of is from 25 ns to 80 ns for increasing from 40 V to 100 V. This is because when is increased beyond 40 V, the bias currents of increase linearly to cause the reduction of bias current of and charging capacitor . Hence, the rising edge of signal is postponed for increasing the deadtime between gate control signals and . Dead-times between power FETs and can be thus generated to ensure ZVS of under different input voltages. Note that for safety consideration of using all LV transistors in the DTC circuit, voltage is limited to 4 V,which corresponds to the maximum 100 V by choosing . Similarly, when is decreasing from to 0 due to discharging by the peak inductor current, its rate is much faster than that of changing from 0 to by the small negative inductor current. A delay (i.e., dead-time between and ) is generated by the proposed DTC circuit when drops to to cause signals and changing to logic "0". This dead-time is sufficient to ensure ZVS of for varying between 40 V and 100 V. By adopting the proposed DTC circuit into the proposed CCLS-based gate driver, QSW-ZVS of both power FETs in the buck converter are guaranteed over the wide input range from 40 V to 100 V to significantly improve the converter power efficiency. This proposed DTC circuit also consists of a mode selection pin to enable the converter performing either hard switching or soft switching . In the hard-switching mode, the gate control signals and are synchronized with after adding dead-times, while in the softswitching mode, gate drive timing can be adjusted dynamically by the tunable delay and the combination of with to ensure ZVS operation under different input voltages. The simulated result of the mode transition from the hard switching mode to the soft switching mode at is given in Fig. 15 . Large current spikes of 3 A are generated at the turn-on instant for charging during the hard-switching mode. The soft switching enabled by the proposed DTC circuit to realize ZVS in both power FETs minimizes the current spikes. Both the power efficiency and the reliability of the converters can be enhanced. To verify the robustness of the proposed DTC circuit, the Monte-Carlo simulation of 1000 samples is shown in Fig. 16(a) . It indicates the average delay offset from the appropriate is 4.6 ns with a standard deviation of 2.4 ns. Since the appropriate with variation is always larger than the optimum , the establishment of ZVS at is guaranteed under process variations and device mismatches. Fig. 16(b) further shows that the ZVS is established under different corners and temperatures, while Fig. 16(c) depicts that In the design phase, the DTC circuit is adopted in the synchronous buck converter with the CCLS-based gate driver to enable soft-switching operation of the converter over a wide input range from 40 V to 100 V. The other synchronous buck converter with the DCLS-based gate driver operates in the hard-switching mode with the maximum input voltage of 40 V. Both buck converters can deliver a maximum output power of about 10 W. An input capacitor of 22 F is used at the input supply for both buck converters with CCLS-based and DCLS-based gate drivers. For closed-loop measurements of the buck converter, an external voltage-mode PWM controller LM 2737 [19] is used to generate signal at the input of the gate driver for providing a regulated output voltage. A waveform generator is used to generate PWM signal at the gate driver input with different duty ratios and switching frequencies for the buck converter during open-loop measurements. Fig. 18 shows the measured voltage waveforms during the start-up phase. The measured is about the same as , proving the correct start-up operation of the CCLS due to the off-state of . Fig. 19 shows the measured input and output of the proposed CCLS. The voltage swing of is 4.5 V with reference to different values of after level shifting performed by the CCLS. Although the input capacitance at the gate of power FET is 500 pF, both risingand falling-edge propagation delays from to , which can be observed from the zoom-in waveforms in Fig. 19(b) , are negligible. Hence, it proves that the delay of the CCLS is only the inverter delay between nodes and in Fig. 4(a) and is about 0.5 ns. Fig. 20 shows that the measured rising-edge and falling-edge propagation delays of the proposed CCLS-based gate driver are 14 ns and 12 ns, respectively. These propagation delays are dominated by the delay of the tapered buffer for driving large-size , and are sufficient fast to enable the power converter properly operating in the MHz range under high input voltages. Fig. 21 shows the measured waveforms of the synchronous buck converter and verifies proper mode switching operation of the converter changing from the hard-switching mode to the soft-switching mode by the Mode signal status. Compared to the hard-switching mode, of during switching transitions is much slower in the soft-switching mode. With the negative inductor current to charge during switching transitions, is settled to to turn on after reaches , proving zero-voltage switching of in the soft-switching mode. Fig. 22 shows measured low-side and high-side gate drive signals , and switching node signal of the soft-switched buck converter. Under both of 80 V (Fig. 22(a) ) and 100 V (Fig. 22(b) ), is changed to V after settles to , and is changed to 5 V after decreases to 0, proving ZVS operation of power FETs and . Fig. 23 illustrates that the synchronous buck converter with the CCLS-based gate driver functions properly under different switching modes, supply rails , and output currents . In Fig. 23(a) and (b) , the worst-case valley negative inductor current of 0.25 A passing through the DC resistance of the inductor has negligible impact on the converter power efficiency. As shown in Fig. 24 , the converter power efficiencies under the soft-switching mode are always larger than those in the hard-switching mode for the entire load range from 50 mA to 400 mA. In particular, the ZVS operation enables the converter achieving maximum 6.5% and 11.5% power efficiency improvements under and 80 V, respectively, at the minimum load condition, where the switching power loss is dominant in the converter power efficiency. The peak power efficiencies of the synchronous ZVS buck converter are 95% and 91% under and 80 V, respectively. The output voltage of the buck converter is 24 V. Fig. 25 shows measured waveforms to verify the operation of the proposed DCLS-based gate driver. The proposed DCLSbased gate driver is able to up-shift LV gate control signal to the HV domain as for driving highside power FET under different values of and different converter switching frequencies . Based on the measured waveforms in Fig. 26 , the synchronous buck converter with the proposed DCLS-based gate driver can operate properly up to MHz at . Table I provides the performance comparison of proposed CCLS and DCLS with prior arts. By taking input supply, propagation delay and process technology into considerations, the figure of merit (FoM) from [9] is adopted to gauge their performances. The smaller the FoM is, the better the performance of the level shifter would be. Compared with previous state-of-the-art counterparts to drive high-side power pMOS and nMOS, the proposed CCLS and DCLS offer at least 10 times and 2.9 times improvements in FoM, respectively. The total current consumptions of the proposed CCLS and DCLS are much smaller than their respective state-of-the-art counterparts for high-side power pMOS and nMOS.
The features of both proposed gate drivers are summarized in Table II . The CCLS-based gate driver requires one less off-chip component for realizing the floating supply and has lower chip voltage, while the DCLS-based gate driver enables the use of high-side power nMOS that would need much less chip area for the power converter. Table III provides the performance comparisons of the proposed buck converter with state-of-the-art counterparts having similar input voltage ranges [20] - [22] . The soft-switched synchronous buck converter with the proposed CCLS-based gate driver removes the converter switching power loss and thus provides higher peak power efficiencies at high input voltages as compared with other reported hard-switching counterparts.
VI. CONCLUSION
Two on-chip HV synchronous gate drivers enabled by CCLS and DCLS are presented in this paper. The proposed HV CCLS achieves sub-nanosecond delay without consuming any static current. It also provides a built-in high-side supply with only one off-chip coupling capacitor to offer strong driving capability for high-side power pMOS. The proposed low-power high-speed HV DCLS enhances the gate driver reliability and robustness with the dynamic current sources. Thanks to the proposed DTC in gate drivers, zero-voltage-switching operation can be established in synchronous rectifiers under different input voltages, thereby minimizing the switching and the short-circuit power 
TABLE II SUMMARIES OF PROPOSED ON-CHIP HV GATE DRIVERS
Sizes of power switches are constructed to handle the same maximum load current in 120 V 0.5 m CMOS process.
TABLE III PERFORMANCE COMPARISONS OF DIFFERENT WIDE-INPUT-RANGE BUCK CONVERTERS
The power loss of the controller is not included in the efficiency calculation. When the power loss of the external voltagemode PWM controller LM 2737 is considered, the peak power efficiencies of the proposed buck regulator becomes 94.8% at and 90.9% at .
losses of HV synchronous power converters. These proposed gate drivers with integrated power switches have been fabricated and verified with silicon results, indicating that the performances of HV synchronous power converters are significantly enhanced by the proposed gate drivers.
